Skip to content

Issues: llvm/llvm-project

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
317 Open 609 Closed
317 Open 609 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Test files for memcpy and ControlBarrier instruction backend:SPIR-V
#142098 opened May 30, 2025 by EbinJose2002 Loading…
2
[SPIRV] Addition of test files for @llvm.tan and zero_length_array.ll backend:SPIR-V
#142097 opened May 30, 2025 by aadeshps-mcw Loading…
1
Test file for memmove intrinsic backend:SPIR-V
#142094 opened May 30, 2025 by EbinJose2002 Loading…
2
[clang][SPIRV] Fix build issue after c474f8f backend:SPIR-V clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category
#141954 opened May 29, 2025 by Naghasan Loading…
2
[SPIR-V] Add Fragment execution model backend:SPIR-V
#141787 opened May 28, 2025 by Keenuts Loading…
1
2
[CMake] Move common target dependencies into ${TARGET_LIBRARIES} backend:AArch64 backend:AMDGPU backend:ARC backend:ARM backend:CSKY backend:DirectX backend:Hexagon backend:Lanai backend:loongarch backend:m68k backend:MSP430 backend:NVPTX backend:PowerPC backend:Sparc backend:SPIR-V backend:SystemZ backend:WebAssembly backend:X86
#141271 opened May 23, 2025 by CBSears Loading…
10
[SPIRV][Vulkan] OpCapability Kernel being set on Shaders backend:SPIR-V
#140739 opened May 20, 2025 by llvm-beanz
[SPIRV] Support for the extension SPV_INTEL_fpga_argument_interfaces backend:SPIR-V
#140231 opened May 16, 2025 by aadeshps-mcw Loading…
2
[SPIRV][Vulkan] Do we need to generate StorageImageReadWithoutFormat? backend:SPIR-V
#140097 opened May 15, 2025 by llvm-beanz
1
[SPIRV][Vulkan] SPV_KHR_no_integer_wrap_decoration generated for Vulkan backend:SPIR-V
#140095 opened May 15, 2025 by llvm-beanz
1
[SPIRV] Add PreLegalizer pattern matching for faceforward backend:SPIR-V backend:X86 clang:headers Headers provided by Clang, e.g. for intrinsics clang Clang issues not falling into any other category HLSL HLSL Language Support llvm:globalisel
#139959 opened May 14, 2025 by kmpeng Loading…
1
21
Fix up type mismatches by adding OpCopyLogical when necessary. backend:SPIR-V HLSL HLSL Language Support
#139897 opened May 14, 2025 by s-perron
[SPIRV] Added support for extension Arbitrary_precision_floating_point backend:SPIR-V
#139680 opened May 13, 2025 by sumesh-s-mcw • Draft
3
[SPIRV] Support for the extension SPV_INTEL_blocking_pipes backend:SPIR-V
#138675 opened May 6, 2025 by aadeshps-mcw Loading…
4
[HLSL][SPIRV] Replace name mangling for resource types backend:SPIR-V HLSL HLSL Language Support
#138533 opened May 5, 2025 by s-perron
[HLSL][SPIR-V] Implement vk::ext_builtin_input attribute backend:AArch64 backend:AMDGPU backend:DirectX backend:SPIR-V backend:SystemZ backend:WebAssembly clang:codegen IR generation bugs: mangling, exceptions, etc. clang:frontend Language frontend issues, e.g. anything involving "Sema" clang Clang issues not falling into any other category HLSL HLSL Language Support
#138530 opened May 5, 2025 by Keenuts Loading…
14
[HLSL][SPIRV] Add pass to rewrite CBuffer accesses backend:SPIR-V HLSL HLSL Language Support
#138278 opened May 2, 2025 by s-perron
3 tasks
@s-perron
[HLSL][SPIRV] Modify the VulkanBuffer implementation to take a struct backend:SPIR-V HLSL HLSL Language Support
#138273 opened May 2, 2025 by s-perron
2 tasks
@s-perron
1
[SPIRV] Symbolic operands constants aren’t entirely accurate. backend:SPIR-V
#137990 opened Apr 30, 2025 by winocm
[HLSL][SPIRV] Add a KHR special option to spirv-ext CLI option backend:SPIR-V HLSL HLSL Language Support
#137650 opened Apr 28, 2025 by s-perron
@s-perron
[SPIRV] Add PreLegalizer pattern matching for faceforward GL extension backend:SPIR-V
#137255 opened Apr 24, 2025 by kmpeng
1
@kmpeng
[SPIRV] support for extension SPV_INTEL_maximum_registers backend:SPIR-V llvm:ir
#137229 opened Apr 24, 2025 by VishMCW Loading…
6
[HLSL][SPIRV] Generate and use the counter handle for RWStructuredBuffer backend:SPIR-V HLSL HLSL Language Support
#137032 opened Apr 23, 2025 by s-perron
@s-perron
[HLSL][SPIRV] Implement system value semantic SV_Target backend:SPIR-V
#137025 opened Apr 23, 2025 by s-perron
[HLSL][SPIRV] Pass reflection data to the SPIR-V backend backend:SPIR-V HLSL HLSL Language Support
#136996 opened Apr 23, 2025 by s-perron
ProTip! Add no:assignee to see everything that’s not assigned.