We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 13fa6f8 commit 1087152Copy full SHA for 1087152
README.md
@@ -1,4 +1,4 @@
1
-# travis_verilator_gcov
+# SystemVerilog Verilator Codecov Tutorial
2
3
[](https://travis-ci.org)
4

@@ -18,4 +18,4 @@ The goal of this project is to demonstrate a SystemVerilog project with:
18
* Code coverage with `verilator_coverage` (note: it should show the code coverage is below 100%)
19
* Code coverage published in CodeCov.
20
21
-We are happy to help if you have any questions. Please contact email our Support at [support@codecov.io](mailto:support@codecov.io)
+We are happy to help if you have any questions. Please contact email our Support at [support@codecov.io](mailto:support@codecov.io).
0 commit comments