A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL
-
Updated
Jun 5, 2023 - SystemVerilog
A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL
A simplified MIPS machine simulator using SystemVerilog, developed with three different micro-architectures: single-cycle, multi-cycle and pipelined.
Micro-Programmed Multi-Cycle Processor
Mips Multi-Cycle, Computer Architecture course, University of Tehran
Add a description, image, and links to the multi-cycle-processor topic page so that developers can more easily learn about it.
To associate your repository with the multi-cycle-processor topic, visit your repo's landing page and select "manage topics."