FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
-
Updated
Nov 20, 2023 - Verilog
FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
Hardware Formal Verification
Fault Simulation | Parallel Fault Simulation | Deductive fault Simulation | Test Coverage
RiscV Environment for Simulation (R4VES) is a generic and modular framework that eases the grunt work required in order to perform pre/post-synthesis logic and fault simulation on RISC-V cores based on Model/QuestaSim and Z01X.
Add a description, image, and links to the fault-simulation topic page so that developers can more easily learn about it.
To associate your repository with the fault-simulation topic, visit your repo's landing page and select "manage topics."