Skip to content

Fix heap allocation on STM32H7Ax family #464

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Jun 1, 2025
Merged

Fix heap allocation on STM32H7Ax family #464

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
c27175a
use AXI SRAM for main memory and AHB SRAM for additional heap on STM3…
wdx04 May 22, 2025
dd0a6cc
fix IROM1 size for STM32H7B3ZITxQ
wdx04 May 22, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
14 changes: 7 additions & 7 deletions targets/TARGET_STM/TARGET_STM32H7/linker_scripts/STM32H7Ax_FAMILY/STM32H7Ax.ld
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -34,8 +34,8 @@ MEMORY
{
FLASH (rx) : ORIGIN = MBED_CONFIGURED_ROM_BANK_IROM1_START, LENGTH = MBED_CONFIGURED_ROM_BANK_IROM1_SIZE
SRAM_DTC (xrw) : ORIGIN = MBED_RAM_BANK_SRAM_DTC_START + MBED_VECTTABLE_RAM_SIZE, LENGTH = MBED_RAM_BANK_SRAM_DTC_SIZE - MBED_VECTTABLE_RAM_SIZE
SRAM (xrw) : ORIGIN = MBED_RAM_BANK_SRAM_AHB_START, LENGTH = MBED_RAM_BANK_SRAM_AHB_SIZE
SRAM_AXI (xrw) : ORIGIN = MBED_RAM_BANK_SRAM_AXI_START, LENGTH = MBED_RAM_BANK_SRAM_AXI_SIZE
SRAM_AHB (xrw) : ORIGIN = MBED_RAM_BANK_SRAM_AHB_START, LENGTH = MBED_RAM_BANK_SRAM_AHB_SIZE
SRAM (xrw) : ORIGIN = MBED_RAM_BANK_SRAM_AXI_START, LENGTH = MBED_RAM_BANK_SRAM_AXI_SIZE
SRAM_D3 (xrw) : ORIGIN = MBED_RAM_BANK_SRAM_D3_START, LENGTH = MBED_RAM_BANK_SRAM_D3_SIZE
SRAM_ITC (xrw) : ORIGIN = MBED_RAM_BANK_SRAM_ITC_START, LENGTH = MBED_RAM_BANK_SRAM_ITC_SIZE
}
Expand Down Expand Up @@ -112,7 +112,7 @@ SECTIONS

__etext = .;
_sidata = .;

.data : AT (__etext)
{
__data_start__ = .;
Expand Down Expand Up @@ -160,7 +160,7 @@ SECTIONS
. = ALIGN(32);
__uninitialized_end = .;
} > SRAM

.bss :
{
. = ALIGN(8);
Expand Down Expand Up @@ -211,11 +211,11 @@ SECTIONS
__CRASH_DATA_RAM_END__ = .; /* Define a global symbol at data end */
} > SRAM_D3

/* Use SRAM_AXI as additional heap */
/* Use SRAM_AHB as additional heap */
.heap (NOLOAD):
{
PROVIDE(__mbed_sbrk_start = .);
. += (ORIGIN(SRAM_AXI) + LENGTH(SRAM_AXI) - .);
. += (ORIGIN(SRAM_AHB) + LENGTH(SRAM_AHB) - .);
PROVIDE(__mbed_krbs_start = .);
} > SRAM_AXI
} > SRAM_AHB
}
6 changes: 3 additions & 3 deletions targets/cmsis_mcu_descriptions.json5
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -9381,7 +9381,7 @@
"write": false
},
"default": true,
"size": 0x20000,
"size": 0x200000,
"start": 0x08000000,
"startup": true
},
Expand Down Expand Up @@ -9650,7 +9650,7 @@
"write": false
},
"default": true,
"size": 0x20000,
"size": 0x200000,
"start": 0x08000000,
"startup": true
},
Expand Down Expand Up @@ -11621,7 +11621,7 @@
],
"sub_family": "STM32L562",
"vendor": "STMicroelectronics:13"
},
},
"STM32U083RCTx": {
"algorithms": [
{
Expand Down