Skip to content

Commit 65ec5ba

Browse files
committed
formatting
1 parent 8c0663b commit 65ec5ba

File tree

1 file changed

+5
-2
lines changed

1 file changed

+5
-2
lines changed

CHANGELOG.md

Lines changed: 5 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2,10 +2,11 @@
22

33
All notable changes to this project will be documented in this file.
44

5-
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)\
5+
The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)
6+
67
## [1.15.6] - 2025-01-22
78

8-
### Unreleased
9+
### Added
910

1011
- Added Verilog-AMS syntax highlighting
1112

@@ -56,10 +57,12 @@ The format is based on [Keep a Changelog](http://keepachangelog.com/en/1.0.0/)\
5657
## [1.14.3] - 2024-07-30
5758

5859
### Added
60+
5961
- Verilator linter stderr passthrough [#489](https://github.com/mshr-h/vscode-verilog-hdl-support/issues/489)
6062
- When linting using Verilator, all detected problems are highlighted (By default it's just current file and it's dependencies. Verilator launch config can be adjusted in linting settings)
6163

6264
### Fixed
65+
6366
- Imroved regex matcher for Verilator output
6467
- Verilator output blocks are correctly tagged with `[error]` or `[warning]`
6568

0 commit comments

Comments
 (0)