@@ -64,7 +64,7 @@ typedef enum
64
64
typedef struct __DAC_HandleTypeDef
65
65
#else
66
66
typedef struct
67
- #endif
67
+ #endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
68
68
{
69
69
DAC_TypeDef * Instance ; /*!< Register base address */
70
70
@@ -83,18 +83,19 @@ typedef struct
83
83
void (* ConvHalfCpltCallbackCh1 ) (struct __DAC_HandleTypeDef * hdac );
84
84
void (* ErrorCallbackCh1 ) (struct __DAC_HandleTypeDef * hdac );
85
85
void (* DMAUnderrunCallbackCh1 ) (struct __DAC_HandleTypeDef * hdac );
86
+
86
87
void (* ConvCpltCallbackCh2 ) (struct __DAC_HandleTypeDef * hdac );
87
88
void (* ConvHalfCpltCallbackCh2 ) (struct __DAC_HandleTypeDef * hdac );
88
89
void (* ErrorCallbackCh2 ) (struct __DAC_HandleTypeDef * hdac );
89
90
void (* DMAUnderrunCallbackCh2 ) (struct __DAC_HandleTypeDef * hdac );
90
91
92
+
91
93
void (* MspInitCallback ) (struct __DAC_HandleTypeDef * hdac );
92
- void (* MspDeInitCallback ) (struct __DAC_HandleTypeDef * hdac );
94
+ void (* MspDeInitCallback ) (struct __DAC_HandleTypeDef * hdac );
93
95
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
94
96
95
97
} DAC_HandleTypeDef ;
96
98
97
-
98
99
/**
99
100
* @brief DAC Configuration regular Channel structure definition
100
101
*/
@@ -118,10 +119,12 @@ typedef enum
118
119
HAL_DAC_CH1_HALF_COMPLETE_CB_ID = 0x01U , /*!< DAC CH1 half Complete Callback ID */
119
120
HAL_DAC_CH1_ERROR_ID = 0x02U , /*!< DAC CH1 error Callback ID */
120
121
HAL_DAC_CH1_UNDERRUN_CB_ID = 0x03U , /*!< DAC CH1 underrun Callback ID */
122
+
121
123
HAL_DAC_CH2_COMPLETE_CB_ID = 0x04U , /*!< DAC CH2 Complete Callback ID */
122
124
HAL_DAC_CH2_HALF_COMPLETE_CB_ID = 0x05U , /*!< DAC CH2 half Complete Callback ID */
123
125
HAL_DAC_CH2_ERROR_ID = 0x06U , /*!< DAC CH2 error Callback ID */
124
126
HAL_DAC_CH2_UNDERRUN_CB_ID = 0x07U , /*!< DAC CH2 underrun Callback ID */
127
+
125
128
HAL_DAC_MSPINIT_CB_ID = 0x08U , /*!< DAC MspInit Callback ID */
126
129
HAL_DAC_MSPDEINIT_CB_ID = 0x09U , /*!< DAC MspDeInit Callback ID */
127
130
HAL_DAC_ALL_CB_ID = 0x0AU /*!< DAC All ID */
@@ -173,7 +176,9 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
173
176
* @{
174
177
*/
175
178
#define DAC_CHANNEL_1 0x00000000U
179
+
176
180
#define DAC_CHANNEL_2 0x00000010U
181
+
177
182
/**
178
183
* @}
179
184
*/
@@ -193,8 +198,10 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
193
198
* @{
194
199
*/
195
200
#define DAC_FLAG_DMAUDR1 (DAC_SR_DMAUDR1)
201
+
196
202
#define DAC_FLAG_DMAUDR2 (DAC_SR_DMAUDR2)
197
203
204
+
198
205
/**
199
206
* @}
200
207
*/
@@ -203,8 +210,10 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
203
210
* @{
204
211
*/
205
212
#define DAC_IT_DMAUDR1 (DAC_SR_DMAUDR1)
213
+
206
214
#define DAC_IT_DMAUDR2 (DAC_SR_DMAUDR2)
207
215
216
+
208
217
/**
209
218
* @}
210
219
*/
@@ -253,26 +262,28 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
253
262
* @param __ALIGNMENT__ specifies the DAC alignment
254
263
* @retval None
255
264
*/
256
- #define DAC_DHR12R1_ALIGNMENT (__ALIGNMENT__ ) (0x00000008U + (__ALIGNMENT__))
265
+ #define DAC_DHR12R1_ALIGNMENT (__ALIGNMENT__ ) (0x00000008UL + (__ALIGNMENT__))
266
+
257
267
258
268
/** @brief Set DHR12R2 alignment.
259
269
* @param __ALIGNMENT__ specifies the DAC alignment
260
270
* @retval None
261
271
*/
262
- #define DAC_DHR12R2_ALIGNMENT (__ALIGNMENT__ ) (0x00000014U + (__ALIGNMENT__))
272
+ #define DAC_DHR12R2_ALIGNMENT (__ALIGNMENT__ ) (0x00000014UL + (__ALIGNMENT__))
273
+
263
274
264
275
/** @brief Set DHR12RD alignment.
265
276
* @param __ALIGNMENT__ specifies the DAC alignment
266
277
* @retval None
267
278
*/
268
- #define DAC_DHR12RD_ALIGNMENT (__ALIGNMENT__ ) (0x00000020U + (__ALIGNMENT__))
279
+ #define DAC_DHR12RD_ALIGNMENT (__ALIGNMENT__ ) (0x00000020UL + (__ALIGNMENT__))
269
280
270
281
/** @brief Enable the DAC interrupt.
271
282
* @param __HANDLE__ specifies the DAC handle
272
283
* @param __INTERRUPT__ specifies the DAC interrupt.
273
284
* This parameter can be any combination of the following values:
274
- * @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
275
- * @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
285
+ * @arg DAC_IT_DMAUDR1 DAC channel 1 DMA underrun interrupt
286
+ * @arg DAC_IT_DMAUDR2 DAC channel 2 DMA underrun interrupt
276
287
* @retval None
277
288
*/
278
289
#define __HAL_DAC_ENABLE_IT (__HANDLE__ , __INTERRUPT__ ) (((__HANDLE__)->Instance->CR) |= (__INTERRUPT__))
@@ -281,8 +292,8 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
281
292
* @param __HANDLE__ specifies the DAC handle
282
293
* @param __INTERRUPT__ specifies the DAC interrupt.
283
294
* This parameter can be any combination of the following values:
284
- * @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
285
- * @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
295
+ * @arg DAC_IT_DMAUDR1 DAC channel 1 DMA underrun interrupt
296
+ * @arg DAC_IT_DMAUDR2 DAC channel 2 DMA underrun interrupt
286
297
* @retval None
287
298
*/
288
299
#define __HAL_DAC_DISABLE_IT (__HANDLE__ , __INTERRUPT__ ) (((__HANDLE__)->Instance->CR) &= ~(__INTERRUPT__))
@@ -291,18 +302,19 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
291
302
* @param __HANDLE__ DAC handle
292
303
* @param __INTERRUPT__ DAC interrupt source to check
293
304
* This parameter can be any combination of the following values:
294
- * @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
295
- * @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
305
+ * @arg DAC_IT_DMAUDR1 DAC channel 1 DMA underrun interrupt
306
+ * @arg DAC_IT_DMAUDR2 DAC channel 2 DMA underrun interrupt
296
307
* @retval State of interruption (SET or RESET)
297
308
*/
298
- #define __HAL_DAC_GET_IT_SOURCE (__HANDLE__ , __INTERRUPT__ ) (((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__))
309
+ #define __HAL_DAC_GET_IT_SOURCE (__HANDLE__ , __INTERRUPT__ ) (((__HANDLE__)->Instance->CR\
310
+ & (__INTERRUPT__)) == (__INTERRUPT__))
299
311
300
312
/** @brief Get the selected DAC's flag status.
301
313
* @param __HANDLE__ specifies the DAC handle.
302
314
* @param __FLAG__ specifies the DAC flag to get.
303
315
* This parameter can be any combination of the following values:
304
- * @arg DAC_FLAG_DMAUDR1: DAC channel 1 DMA underrun flag
305
- * @arg DAC_FLAG_DMAUDR2: DAC channel 2 DMA underrun flag
316
+ * @arg DAC_FLAG_DMAUDR1 DAC channel 1 DMA underrun flag
317
+ * @arg DAC_FLAG_DMAUDR2 DAC channel 2 DMA underrun flag
306
318
* @retval None
307
319
*/
308
320
#define __HAL_DAC_GET_FLAG (__HANDLE__ , __FLAG__ ) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
@@ -311,8 +323,8 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
311
323
* @param __HANDLE__ specifies the DAC handle.
312
324
* @param __FLAG__ specifies the DAC flag to clear.
313
325
* This parameter can be any combination of the following values:
314
- * @arg DAC_FLAG_DMAUDR1: DAC channel 1 DMA underrun flag
315
- * @arg DAC_FLAG_DMAUDR2: DAC channel 2 DMA underrun flag
326
+ * @arg DAC_FLAG_DMAUDR1 DAC channel 1 DMA underrun flag
327
+ * @arg DAC_FLAG_DMAUDR2 DAC channel 2 DMA underrun flag
316
328
* @retval None
317
329
*/
318
330
#define __HAL_DAC_CLEAR_FLAG (__HANDLE__ , __FLAG__ ) (((__HANDLE__)->Instance->SR) = (__FLAG__))
@@ -336,7 +348,7 @@ typedef void (*pDAC_CallbackTypeDef)(DAC_HandleTypeDef *hdac);
336
348
((ALIGN) == DAC_ALIGN_12B_L) || \
337
349
((ALIGN) == DAC_ALIGN_8B_R))
338
350
339
- #define IS_DAC_DATA (DATA ) ((DATA) <= 0xFFF0U )
351
+ #define IS_DAC_DATA (DATA ) ((DATA) <= 0xFFF0UL )
340
352
341
353
/**
342
354
* @}
@@ -373,9 +385,7 @@ HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef *hdac, uint32_t Channel);
373
385
HAL_StatusTypeDef HAL_DAC_Start_DMA (DAC_HandleTypeDef * hdac , uint32_t Channel , uint32_t * pData , uint32_t Length ,
374
386
uint32_t Alignment );
375
387
HAL_StatusTypeDef HAL_DAC_Stop_DMA (DAC_HandleTypeDef * hdac , uint32_t Channel );
376
-
377
388
void HAL_DAC_IRQHandler (DAC_HandleTypeDef * hdac );
378
-
379
389
HAL_StatusTypeDef HAL_DAC_SetValue (DAC_HandleTypeDef * hdac , uint32_t Channel , uint32_t Alignment , uint32_t Data );
380
390
381
391
void HAL_DAC_ConvCpltCallbackCh1 (DAC_HandleTypeDef * hdac );
@@ -399,7 +409,6 @@ HAL_StatusTypeDef HAL_DAC_UnRegisterCallback(DAC_HandleTypeDef *hdac, HAL_DA
399
409
*/
400
410
/* Peripheral Control functions ***********************************************/
401
411
uint32_t HAL_DAC_GetValue (DAC_HandleTypeDef * hdac , uint32_t Channel );
402
-
403
412
HAL_StatusTypeDef HAL_DAC_ConfigChannel (DAC_HandleTypeDef * hdac , DAC_ChannelConfTypeDef * sConfig , uint32_t Channel );
404
413
/**
405
414
* @}
@@ -445,7 +454,6 @@ void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma);
445
454
#endif
446
455
447
456
448
- #endif /*STM32F1xx_HAL_DAC_H */
457
+ #endif /* STM32F1xx_HAL_DAC_H */
449
458
450
459
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
451
-
0 commit comments