@@ -164,17 +164,17 @@ WEAK void SystemClock_Config(void)
164
164
/* Configure the main internal regulator output voltage */
165
165
__HAL_RCC_PWR_CLK_ENABLE ();
166
166
167
- __HAL_PWR_VOLTAGESCALING_CONFIG (PWR_REGULATOR_VOLTAGE_SCALE1 );
167
+ __HAL_PWR_VOLTAGESCALING_CONFIG (PWR_REGULATOR_VOLTAGE_SCALE3 );
168
168
169
169
/* Initializes the CPU, AHB and APB busses clocks */
170
170
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
171
- RCC_OscInitStruct.HSEState = RCC_HSE_ON ;
171
+ RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS ;
172
172
RCC_OscInitStruct.PLL .PLLState = RCC_PLL_ON;
173
173
RCC_OscInitStruct.PLL .PLLSource = RCC_PLLSOURCE_HSE;
174
- RCC_OscInitStruct.PLL .PLLM = 25 ;
175
- RCC_OscInitStruct.PLL .PLLN = 432 ;
174
+ RCC_OscInitStruct.PLL .PLLM = 4 ;
175
+ RCC_OscInitStruct.PLL .PLLN = 96 ;
176
176
RCC_OscInitStruct.PLL .PLLP = RCC_PLLP_DIV2;
177
- RCC_OscInitStruct.PLL .PLLQ = 9 ;
177
+ RCC_OscInitStruct.PLL .PLLQ = 4 ;
178
178
if (HAL_RCC_OscConfig (&RCC_OscInitStruct) != HAL_OK)
179
179
{
180
180
_Error_Handler (__FILE__, __LINE__);
@@ -191,24 +191,17 @@ WEAK void SystemClock_Config(void)
191
191
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
192
192
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
193
193
RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
194
- RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4 ;
195
- RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2 ;
194
+ RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2 ;
195
+ RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1 ;
196
196
197
- if (HAL_RCC_ClockConfig (&RCC_ClkInitStruct, FLASH_LATENCY_7 ) != HAL_OK)
197
+ if (HAL_RCC_ClockConfig (&RCC_ClkInitStruct, FLASH_LATENCY_3 ) != HAL_OK)
198
198
{
199
199
_Error_Handler (__FILE__, __LINE__);
200
200
}
201
201
202
- PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
203
- |RCC_PERIPHCLK_CLK48;
204
- PeriphClkInitStruct.PLLSAI .PLLSAIN = 192 ;
205
- PeriphClkInitStruct.PLLSAI .PLLSAIR = 5 ;
206
- PeriphClkInitStruct.PLLSAI .PLLSAIQ = 2 ;
207
- PeriphClkInitStruct.PLLSAI .PLLSAIP = RCC_PLLSAIP_DIV4;
208
- PeriphClkInitStruct.PLLSAIDivQ = 1 ;
209
- PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
210
- PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
211
- PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
202
+ PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
203
+ PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
204
+ PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
212
205
if (HAL_RCCEx_PeriphCLKConfig (&PeriphClkInitStruct) != HAL_OK)
213
206
{
214
207
_Error_Handler (__FILE__, __LINE__);
0 commit comments