Skip to content

Commit 31dcec5

Browse files
committed
Add platform support doc for rv32e
1 parent b637bdb commit 31dcec5

File tree

1 file changed

+30
-0
lines changed

1 file changed

+30
-0
lines changed
Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,30 @@
1+
# `riscv32{e,em,emc}-unknown-none-elf`
2+
3+
**Tier: 3**
4+
5+
Bare-metal target for RISC-V CPUs with the RV32E, RV32EM and RV32EMC ISAs.
6+
7+
## Target maintainers
8+
9+
* Henri Lunnikivi, <henri.lunnikivi@gmail.com>, [@hegza](https://github.com/hegza)
10+
11+
## Requirements
12+
13+
The target is cross-compiled, and uses static linking. No external toolchain is
14+
required and the default `rust-lld` linker works, but you must specify a linker
15+
script.
16+
17+
## Building the target
18+
19+
This target is included in Rust and can be installed via `rustup`.
20+
21+
## Testing
22+
23+
This is a cross-compiled `no-std` target, which must be run either in a
24+
simulator or by programming them onto suitable hardware. It is not possible to
25+
run the Rust test-suite on this target.
26+
27+
## Cross-compilation toolchains and C code
28+
29+
This target supports C code. If interlinking with C or C++, you may need to use
30+
`riscv64-unknown-elf-gcc` as a linker instead of `rust-lld`.

0 commit comments

Comments
 (0)