Skip to content

Issues: llvm/llvm-project

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
262 Open 1,348 Closed
262 Open 1,348 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[AMDGPU][SDAG] Handle ISD::PTRADD in SelectionDAGAddressAnalysis backend:AMDGPU llvm:SelectionDAG SelectionDAGISel as well
#142778 opened Jun 4, 2025 by ritter-x2a Loading…
2
[AMDGPU][SDAG] Add ISD::PTRADD DAG combines backend:AMDGPU llvm:SelectionDAG SelectionDAGISel as well
#142739 opened Jun 4, 2025 by ritter-x2a Loading…
12
[DAGCombiner] Allow freeze(fmul) + fadd/fsub → FMA when using contract backend:AMDGPU llvm:SelectionDAG SelectionDAGISel as well
#142250 opened May 31, 2025 by harrisonGPU Loading…
1
9
__builtin.canonicalize in common code backend:AArch64 backend:AMDGPU backend:SystemZ llvm:SelectionDAG SelectionDAGISel as well
#142105 opened May 30, 2025 by dominik-steenken Loading…
7
[AMDGPU][SDAG] Initial support for ISD::PTRADD backend:AMDGPU llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well
#141725 opened May 28, 2025 by ritter-x2a Loading…
15
[DAG] WidenVectorResult - add support for ISD::VECTOR_INTERLEAVE/ISD::VECTOR_DEINTERLEAVE nodes llvm:SelectionDAG SelectionDAGISel as well
#141569 opened May 27, 2025 by RKSimon
5
[DAG] Fold (and X, (add (not Y), Z)) -> (and X, (not (sub Y, Z))). backend:AArch64 backend:loongarch backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#141476 opened May 26, 2025 by simonzgx Loading…
1
20
[X86] const << (x&7) doesn't use shlx when BMI2 is available backend:X86 llvm:SelectionDAG SelectionDAGISel as well missed-optimization
#141347 opened May 24, 2025 by dzaima
1
[SDAG] Add partial_reduce_sumla node backend:AArch64 backend:RISC-V llvm:SelectionDAG SelectionDAGISel as well
#141267 opened May 23, 2025 by preames Loading…
10
SelectionDAG::getNode may fold UNDEF to POISON llvm:SelectionDAG SelectionDAGISel as well
#141034 opened May 22, 2025 by bjope
[WebAssembly][Clang] _externref_t usage in global scope emits fatal error in backend backend:WebAssembly crash Prefer [crash-on-valid] or [crash-on-invalid] llvm:SelectionDAG SelectionDAGISel as well
#141011 opened May 22, 2025 by Losy001
3
[GISel][AArch64] Allow PatLeafs to be imported in GISel which were previously causing warnings backend:AArch64 llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well tablegen
#140935 opened May 21, 2025 by jyli0116 Loading…
18
WASM crash when using __funcref backend:WebAssembly crash Prefer [crash-on-valid] or [crash-on-invalid] llvm:SelectionDAG SelectionDAGISel as well
#140933 opened May 21, 2025 by glingy
5
a & ~(a - b) optimizes to a & (~a + b) even though most targets have an ANDN instruction good first issue https://github.com/llvm/llvm-project/contribute llvm:SelectionDAG SelectionDAGISel as well missed-optimization
#140639 opened May 19, 2025 by Validark
1
@simonzgx
5
[arm] Cannot select i32 = setcc 0x00000000, Constant:i64 crash-on-valid llvm:SelectionDAG SelectionDAGISel as well
#140445 opened May 18, 2025 by Urgau
1
@nikic
3
[IR] Add llvm clmul intrinsic backend:RISC-V llvm:ir llvm:SelectionDAG SelectionDAGISel as well
#140301 opened May 16, 2025 by oscardssmith Loading…
88
[AArch64][SDAG] Fix selection of extend of v1if16 SETCC backend:AArch64 llvm:SelectionDAG SelectionDAGISel as well
#140274 opened May 16, 2025 by MacDue Loading…
1
9
expandFMINIMUMNUM_FMAXIMUMNUM: Improve compare between zeros backend:AMDGPU backend:X86 llvm:SelectionDAG SelectionDAGISel as well
#140193 opened May 16, 2025 by wzssyqa Loading…
2
clang crashed when build pdclib for taget bpf backend:BPF crash Prefer [crash-on-valid] or [crash-on-invalid] llvm:SelectionDAG SelectionDAGISel as well
#139850 opened May 14, 2025 by choury
1
[SwitchLowering] Support merging 0 and power-of-2 case. backend:AArch64 llvm:globalisel llvm:SelectionDAG SelectionDAGISel as well
#139736 opened May 13, 2025 by fhahn Loading…
16
[SelectionDAGBuilder] Use address width when lowering ptrtoaddr backend:AMDGPU llvm:SelectionDAG SelectionDAGISel as well
#139423 opened May 11, 2025 by arichardson Loading…
2
inline asm: asm("// %0\n" : "=r"(a) : "0"(a)) crashes on an array variable backend:X86 crash-on-invalid generated by fuzzer llvm:SelectionDAG SelectionDAGISel as well
#139383 opened May 10, 2025 by mariete1223
3
[x86]: Cannot select: constant:i128<0> for llvm.maximum.f128 crash Prefer [crash-on-valid] or [crash-on-invalid] llvm:SelectionDAG SelectionDAGISel as well
#139381 opened May 10, 2025 by Urgau
1
@nikic
3
[aarch64] Cannot select: constant:i128<0> for llvm.maximum.f128 crash Prefer [crash-on-valid] or [crash-on-invalid] llvm:SelectionDAG SelectionDAGISel as well
#139380 opened May 10, 2025 by Urgau
1
@nikic
1
[IR] Introduce the ptrtoaddr instruction backend:X86 llvm:analysis llvm:globalisel llvm:ir llvm:SandboxIR llvm:SelectionDAG SelectionDAGISel as well llvm:transforms
#139357 opened May 10, 2025 by arichardson Loading…
18
ProTip! What’s not been updated in a month: updated:<2025-05-04.