Skip to content

Commit a650782

Browse files
4a6f656cgopherbot
authored andcommitted
cmd/compile: remove carriage returns from AMD64latelower.rules
AMD64latelower.rules currently has Windows style line endings, rather than Unix style line endings. Correct this. Change-Id: Ie068dc6c64bd51cf2aa5bd192839fca4f28f40b8 Reviewed-on: https://go-review.googlesource.com/c/go/+/651818 Auto-Submit: Keith Randall <khr@golang.org> Reviewed-by: Keith Randall <khr@google.com> LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com> Reviewed-by: Keith Randall <khr@golang.org> Reviewed-by: Dmitri Shuralyov <dmitshur@google.com>
1 parent cf875b8 commit a650782

File tree

1 file changed

+13
-13
lines changed

1 file changed

+13
-13
lines changed
Lines changed: 13 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,13 @@
1-
// Copyright 2022 The Go Authors. All rights reserved.
2-
// Use of this source code is governed by a BSD-style
3-
// license that can be found in the LICENSE file.
4-
5-
// Prefer SARX/SHLX/SHRX instruction because it has less register restriction on the shift input.
6-
(SAR(Q|L) x y) && buildcfg.GOAMD64 >= 3 => (SARX(Q|L) x y)
7-
(SHL(Q|L) x y) && buildcfg.GOAMD64 >= 3 => (SHLX(Q|L) x y)
8-
(SHR(Q|L) x y) && buildcfg.GOAMD64 >= 3 => (SHRX(Q|L) x y)
9-
10-
// See comments in ARM64latelower.rules for why these are here.
11-
(MOVLQZX x) && zeroUpper32Bits(x,3) => x
12-
(MOVWQZX x) && zeroUpper48Bits(x,3) => x
13-
(MOVBQZX x) && zeroUpper56Bits(x,3) => x
1+
// Copyright 2022 The Go Authors. All rights reserved.
2+
// Use of this source code is governed by a BSD-style
3+
// license that can be found in the LICENSE file.
4+
5+
// Prefer SARX/SHLX/SHRX instruction because it has less register restriction on the shift input.
6+
(SAR(Q|L) x y) && buildcfg.GOAMD64 >= 3 => (SARX(Q|L) x y)
7+
(SHL(Q|L) x y) && buildcfg.GOAMD64 >= 3 => (SHLX(Q|L) x y)
8+
(SHR(Q|L) x y) && buildcfg.GOAMD64 >= 3 => (SHRX(Q|L) x y)
9+
10+
// See comments in ARM64latelower.rules for why these are here.
11+
(MOVLQZX x) && zeroUpper32Bits(x,3) => x
12+
(MOVWQZX x) && zeroUpper48Bits(x,3) => x
13+
(MOVBQZX x) && zeroUpper56Bits(x,3) => x

0 commit comments

Comments
 (0)