We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent bec4b9e commit 4b9b16eCopy full SHA for 4b9b16e
README.md
@@ -103,7 +103,7 @@ $ evaluate_functional_correctness --help
103
However, we recommend that you use the default values for the rest.
104
105
## Issues
106
-Problem descriptions in `descriptions/VerilogDescriptions_Machine.jsonl` are machine
+Problem descriptions in `descriptions/VerilogDescription_Machine.jsonl` are machine
107
generated and we can not guarantee the absense of ambiguity and errors. We do not plan
108
to maintain description correctness.
109
setup.py
@@ -9,7 +9,7 @@
9
py_modules=["verilog-eval"],
10
version="1.0",
11
description="",
12
- author="OpenAI",
+ author="NVIDIA",
13
packages=find_packages(),
14
install_requires=[
15
str(r)
0 commit comments